

Calculate the "loaded" voltage gain for Figure 2

Calculate the "loaded" voltage gain with the bypass capacitor removed in Figure 3

Discussion:

The input signal to a CE amplifier is applied across the emitter- base junction of our transistor. The output signal is taken from the collector terminal of the transistor.

The CE amplifier is one of the most commonly used BJT amplifier configurations. This amplifier has a relatively high voltage gain and a voltage phase shift of 180° from base to collector. (input to output).

In this lab, we will observe the ac operation of the CE amplifier. We will also observe the effects of the emitter bypass capacitor. Remember that the purpose of this capacitor is to hold the emitter of the transistor at ac ground. This action increases the voltage gain of the CE amplifier.

Procedure: (A) No Load


1) Construct the circuit shown in Figure 1. Note that R_L is not in the circuit.


- Turn on the power supply. This circuit <u>should</u> be midpoint biased. Is it.? (yes/no) ______
 What is the value of V_{CE} ______
- 3) Hook up the signal generator to the input of the circuit. Set the generator to produce a 1 kHz, 40 mV_{p-p} signal. Be sure to connect the signal generator to the circuit before you set the output level to 40 mV_{p-p} The circuit is the load for the generator and it will slightly reduce the output level when it is connected to the generator. Setting the output level after the circuit is connected is the more accurate way to do this.
- 4) Measure and record the peak-to-peak input & output voltage of the amplifier

$$V_{in} =$$

 $V_{out} =$ _____

5) Using V_{in} and V_{out} , calculate the ordinary voltage gain of the amplifier. A_V _____ Show your calculation





3) Do your measurements support the statement that the coupling capacitor passes ac while blocking dc?

<u>Phase Shift</u>

1) We know that the CE amplifier produces a voltage phase shift of 180° from base to collector (input to output).

 to the collector of the transistor

 -Adjust the vertical sensitivity of each channel so that each signal amplitude fills less than half of the screen's total height.

 -Adjust the vertical position of the signals so that the input signal is in the upper half of the screen, while the output signal is in lower half of the screen.

 -Adjust the time-base so that approximately two complete cycles are shown on the screen.


 -Be sure to set the vertical mode switch to chop

 -Neatly draw the waveforms shown on the scope on the grid.

-Fill in Time/Div and V/Div in the space provided.

-Using the oscilloscope, connect Channel 1 to the base and Channel 2

Time/Div: ____



<u>Questions</u> <u>Procedure: (A) No Load</u>

1) In the pre-lab section, you calculated the unloaded gain for the circuit shown in Figure 1. In procedure (A), you calculated the voltage gain from the measured values. Compare these two values of A_{V} .

 A_{V} (Calculated from the schematic values (pre-lab))

 A_V (Calculated from the measured values (procedure (A))

The *most accurate voltage gain* is (Calculated from the measured values (procedure (A)) value above.

Give 3 reasons why this is true.

Procedure: (B) $3.3k\Omega$ Load

1) In the pre-lab section, you calculated the loaded gain for the circuit shown in Figure . In procedure (B), you calculated the voltage gain from the measured values. Compare these two values of A_{ν} .

 A_V (Calculated from the schematic values (pre-lab))

 A_{v} (Calculated from the measured values (procedure (B))

The *most accurate voltage gain* is (Calculated from the measured values (procedure (B)) value above.

- Why are the loaded gains above, lower than the unloaded gains in Procedure(A)

/	Electronic Fundamentals II Page 4
WW	The A Small Signal CE Amplifiers
<u>Q</u> 1	vestions (cont.)
<u>Pr</u>	ocedure: (B) 1kQ Load (cont)
<u>Co</u>	upling Capacitors
1)	In the procedure (B) section , you measured and compared the <i>ac signal</i> that appears on both sides of capacitor C_2 .
	(i) Does the capacitor appear to <u>pass</u> or <u>block</u> the ac signal ?
2)	In the procedure (B) section , you measured and compared the <i>dc signal</i> that appears on both sides of capacitor C_2 .
	(i) Does the capacitor appear to <u>pass</u> or <u>block</u> the dc signal ?
3)	Why are capacitors needed in the circuit ?

Phase Shift

- 1) In the procedure (B) section, you sketched the ac signal that appears at the input and output of the amplifier. The output should be 180° out of phase with the input ?
 - (i) Why is the output 180° out of phase with the input ?

Procedure: (C) Remove Emitter Capacitor

1) In the pre-lab section, you calculated the loaded and swamped gain for the circuit shown in Figure 3. In procedure (C), you calculated the voltage gain from the measured values. Compare these two values of A_{ν} .

 A_V (Calculated from the schematic values (pre-lab)) A_V (Calculated from the measured values (procedure (C))

As before, the *most accurate voltage gain* is (Calculated from the measured values (procedure (C)) value above. The two values above should be close to the same value.

(i) Give the main reason why these values above are near the same value

